Details of 13.1 Software and IP Changes
New and Modified Design Rule Checks
The following is a list of new and modified Design Rule Check (DRCs) in PlanAhead 13:
?
Attribute DRCs
?
?
AVAL - Checks for invalid attribute values.
ADEF - Checks for undefined attribute values.
?
Bank DCI Cascade DRC
?
DCICIOSTD - Checks that the DCI Cascade constraint is legal.
?
Bank I/O Standard DRC
?
VCCAUX2 - Warns of any requirements on LVPECL_33 and TMDS_33
?
ChipScope DRCs
?
?
?
CSUC - Checks for unconnected channels.
CSCL - Checks for non-clock nets that are clocking clocked elements
CSBR - Device block RAM resources exceeded.
?
DSP48 DRCs
?
?
DPCA - Checks the DSP48 cascade.
DPREG - Checks for DSP48 asynchronous feedback.
?
FIFO DRC
?
FSYN - Checks for synchronous FIFO.
?
IOB DRC
?
OPCSLR - Checks for part compatibility between monolithic and multi-die
devices.
?
Placer DRCs
?
?
?
?
PLCR - Placement constraint to check for clock regions.
PLCK - Check clock placement for valid location.
PLDL - Placement constraint for I/Os.
PLVP - Checks for valid LOC placement
?
RAMB DRC
?
RAMB - Check for clock restrictions for READ_FIRST mode.
?
Required Pin DRC
?
REQP - Checks for required pins that are not connected.
Implementation and Analysis Enhancements
PlanAhead 13 contains the following Implementation and Analysis enhancements.
?
Implementation Enhancements
The Implementation enhancements include:
?
?
Ease of file ordering for Implementation Runs.
Ability to store Run-specific constraints in a specified UCF file.
Once you implement a design, PlanAhead automatically loads/stores the
constraints from that Run in a run-specific UCF.
ISE Design Suite 13: Release Notes Guide
UG631 (v 13.1)
25
相关PDF资料
EF-EDK-FL SOFTWARE EDK EMBED FLOAT
EF-ISE-DSP-FL SOFTWARE ISE DSP EDITION
EF-ISE-SYSTEM-FL ISE DESIGN SYST FLOATING LICENSE
EF-VIVADO-HLS-FL VIVADO HLS, FLOATING LICENSE
EFM32-GXXX-PTB BOARD PROTOTYPING FOR EFM32
EFS315 FUSE INDUST 315A 415V BS IEC
EHBNCSCB CONN EH BNC T/H SOLDER CUP BLK
EHE004 BOARD ENERGY HARVESTING
相关代理商/技术参数
EF-DSP-PC-NL 功能描述:SOFTWARE SYS GEN FOR DSP RoHS:是 类别:编程器,开发系统 >> 软件 系列:ISE® 设计套件 标准包装:1 系列:ISE® 设计套件 类型:订阅 适用于相关产品:Xilinx FPGAs 其它名称:Q4986209T1081384
EFDSS645B25A 制造商:Panasonic Industrial Company 功能描述:DELAY LINE
EFDST645B15B 制造商:Panasonic Industrial Company 功能描述:DELAY LINE
EFE01A 制造商:未知厂家 制造商全称:未知厂家 功能描述:THYRISTOR MODULE|BRIDGE|HALF-CNTLD|CC|200V V(RRM)
EFE01A-F 制造商:未知厂家 制造商全称:未知厂家 功能描述:THYRISTOR MODULE|BRIDGE|HALF-CNTLD|CC|200V V(RRM)
EFE01A-S 制造商:未知厂家 制造商全称:未知厂家 功能描述:THYRISTOR MODULE|BRIDGE|HALF-CNTLD|CC|200V V(RRM)
EFE01A-SE 制造商:未知厂家 制造商全称:未知厂家 功能描述:THYRISTOR MODULE|BRIDGE|HALF-CNTLD|CC|200V V(RRM)
EFE01B 制造商:CRYDOM 制造商全称:Crydom Inc., 功能描述:Power Modules